在好例子网,分享、交流、成长!
您当前所在位置:首页Others 开发实例一般编程问题 → TI ADAS 解决方案

TI ADAS 解决方案

一般编程问题

下载此实例
  • 开发语言:Others
  • 实例大小:7.47M
  • 下载次数:11
  • 浏览次数:285
  • 发布时间:2020-07-29
  • 实例类别:一般编程问题
  • 发 布 人:robot666
  • 文件格式:.pdf
  • 所需积分:2
 

实例介绍

【实例简介】
TI公司ADAS解决方案,主要包括主动安全内容,有超声波测距等介绍
Advanced driver assistance ( ADAS) Overview Today most advanced driver assistance system(ADAs) Clocks with low jitter and phase noise, voltage-controlled functions are basically their own independent system, with oscillators with up to 38 GHz, PLLs with 10 GHZ+, and radar, camera and ultrasound the most common sensor types. synthesizers with waveform generation are needed to Going forward, ti sees an increasing trend to use multiple achieve the required radar system performance different sensor inputs and combine them to make more Low-noise RF supplies increase and enable performance accurate decisions and identify critical situations of the radar and analog signal chain Vision General ADAS requirements Strong trends in the various adas systems lead to a need Safety-critical systems(e.g,, autonomous braking and for new and advanced semiconductor components steering) need to have ISo26262 certification Digital signal communication replaces analog to allow Sensor fusion(camera, radar, ultrasound)achieves higher higherbandwidth and image processing system performance than independent systems Reduced solution size and reduced power dissipation are Lower power consumption critical for reducing camera module size Car safety ratings(NCAP, NHTSA), government mandates Reduced weight and complexity of the wiring harness and consumer safety awareness drive the rapid growth of saves cost and fuel the adas market DSP performance increases to run multiple and higher-performance vision algorithms Radar Integration of the analog front end, phase-locked loop(PLl and synthesizers- as well as RF components -reduce system cost and lower total power consumption and board space Short/mid Application/sensor type Video Infrared range radar 24 to 26 GHz/48KHz Surround view 76815H∠ Adaptive front light (AFL) Traffic Sign Recogniton Night vision(NV) X Adaptive cruise control (ACC) Cruise control Pedestrian Detection Lane-departure warning(LDW)X LOW-speed ACC, emergency Lane Departure brake assist(EBA), lane-keep t(LKS) Surround view Pedestrian detection ■Org- Range Radar Blind-spot detection( BSD) a Short- /Medium Range Radar rear collision warning(RCW) X s Ultrasound lane-change Assist (LCA) Park assist (PA) Traffic-sign-recognition (TSR) X ADAS embedded main processors DSP, ADAS accelerator and ARM-based processors Sensor fusion Scalable performance for sensor data fusion and safety related decision making Front camera Park assist/fusion Radar Scalable performance Integrated performance Scalable performance low power safety processors scalable from rear to 3d surround view for SRR, MRR, LRR safety Optimal mix of performance and power to Optimal mix of integration performance and run >5 ADAS apps at <3 power for single to complex multicamera apps enty a mai at -p woama hig and rawer tat u3 w Scalable single to multicore architecture with Scalable single to multicore architecture with Scalable single to multicore architecture with C6x DSPs, AdAs accelerators and ARm cores C6x DSPS, ADAS Accelerators, ARM, video and C6x DSPs, FFT accelerators and ARM cores SafeTI support from QM to ASIL B graphics cores SafeTI support from QM to ASIL B Small footprint for miniaturization POP memory and McU integration for rear camera miniaturization Seamless afe radar interfaces Texas Instruments Advanced Driver Assistance Systems(ADAS) Guide 20153 Camera-based systems Overview The use of camera-based systems ranges from advanced Smart camera module driver assistance systems (ADAS)features like backup- Smart camera modules are used in more advanced backup camera and surround-view systems, to driver-drowsiness camera and park-assist systems warning, lane-departure warning and collision avoidance The image from a Cmos camera sensor is processed and SERDES either displayed to the driver or used for machine vision DSP Depending on the application, the complexity and number of cameras varies LDO Battery Option DC/DC Design considerations Vision Sonsor SOC DC/DC LVDS interfaces are used to transfer large amounts of data via CMOS or CCD) 5-V Optio a high-speed serial connection to an external location like a video screen or from the video source(digital camera chip) General-purpose microcontrollers handle system-control Safety MCUs offer an ARM Cortex-R4F-based solution functions as well as communication with other modules in the and are certified for use in systems that need to achieve car. The core digital function comes from the dSP, processing ISo26262 ASIL-D safety levels. These MCUs also offer the data from the digital input source(e.g, a CMOs camera integrated floating-point, 12-bit ADCS, CAN and FlexRay Depending on the required performance, from simply driving interfaces. Hercules TM safety MCUs can also be used to a screen to performing complex digital algorithms, pattern implement scalar and vector-control techniques and support recognition may be necessary a broad range of performance requirements Basic analog camera module Basic analog camera modules are used in backup camera Front camera module and surround-view systems For applications that need high data processing for machine vision, camera modules include a powerful DSP to process Vision Sensor SoC Communication the video data. Examples are lane-departure warning (CMOS or CCD) adaptive front lights, traffic-sign recognition and pedestrian/object detection. Other uses would be blind-spot Video Amplifier detection and driver-drowsiness warning MCU Battery LDO LDO DC/DC Battery Converte Multi camera module Vision Sensor DC/DC Camera systems with multiple cameras can provide Converter surround view and process video data for warnings and Comp/Amps additional driver information Ambient Light SERDES SERDES Converter 4 Advanced Driver Assistance Systems (ADAS)Guide 2015 Texas Instruments Camera-based systems TDAX ADAS SOC TDA2X system-on-chip socs) family TDA2x architecture Overview The TDA2X SoC incorporates a heterogeneous, scal able architecture that includes a mix of tl's fixed-and TIs TDA2X system-on-chips(SoCs)is a highly optimized and floating-point TMS320C66x digital signal processor(DSP scalable device family designed to meet the requirements generation cores, Vision Acceleration Pac, ARM Cortex-A15 of leading advanced driver assistance systems(ADAS). The MPCore and dual Cortex-M4 processors. The integration TDA2X family empowers broad ADAS applications in today's of video for decoding multiple video streams over Ethernet automobiles by integrating an optimal mix of performance, audio-video bridging(AvB)networks, along with graph low power and ADAS vision-analytics processing that aims ics accelerators for rendering virtual views, allows for a to facilitate a more autonomous and collision-free driving 3-D viewing experience. And the TDA2X Soc integrates a experlence host of peripherals, including multicamera interfaces(both The TDA2X Soc makes possible sophisticated embedded parallel and serial) for LVDS-based surround-view systems vision technology, providing the industry's broadest range of displays, CAN and Gigabit Ethernet AVB ADAS applications such as front camera, park assist, surround Specifically, vision-oriented applications are partitioned into view and sensor fusion on a single architecture. Front-camera low-, middle-and high-level processing. With the TDA2X applications include high-beam assist, lane-keep assist TI has efficiently mapped out the ARM general-purpose adaptive cruise control, traffic-sign recognition, pedestrian/ processing cores to manage core control processing object detection and collision avoidance. Park-assist applications include intelligent 2-D and 3-D surround view and Mid-to high-level processing is performed by one or more rear-collision warning and detection The TDA2x Soc is also DSP cores optimized for real-time functions such as object capable of handling the fusion of radar and camera sensor detection, and low-to mid-level processing is handled by data, allowing for a more robust adas decision the vision acceleration Pac, The vision Acceleration pac making process was specifically designed to offload the processing of vision algorithms from the TDA2X DSP and ARM cores, yielding the best performance for low- to mid-level vision processing at the lowest-power footprint Heterogenous Soc concept for the highest processing performance and power efficiency e Vision accelerationPac(EVE)General-Purpose System Contro Vector processing Highest data bandwidth ARM DSP Pipelined processing DSP General purpose ARM EVE System control Specialized High-level postprocessing Vector Processing High-Bandwidth Texas Instruments Advanced Driver Assistance Systems(ADAS) Guide 20155 Camera-based systems TDAX ADAS SOC The TDA2x SoC includes TI's Vision Acceleration Pac to target front, surround and fusion ADAS solutions. The which delivers up to a 10x improvement in performance TDA3x Soc device family builds on that offering to scale for advanced vision analytics over existing ADAS systems sophisticated innovation into ADAS solutions for entry-to at similar power levels. The Vision AccelerationPac for mid-segment automobiles for front, rear, surround, radar this family of products includes multiple embedded vision and fusion applications engines(EvEs) offloading the vision-analytics functionality Front Cam Surround View Radar from the application processor. The vision AccelerationPac is optimized for vision processing with a 32-bit RiSc core 【 for efficient program execution and a vector coprocessor for specialized vision processing. With each core operating a 16 MAC-per-cycle computing engine up to 650 MHz (8 bit or 16 bit), the Vision Acceleration Pac is able to deliver more than 10.4 GMACs per core, for a total of >40 GMACs for quad EVEs devices. This provides the most efficient vision analytics Md//乡 TDA3xA TDA3KF for real-time vision-based automotive applications and allows the most 16x 16-bit multiplies compared to other processor architectures The TDA2X SoC includes a broad range of cores. It includes dual next-generation C66x fixed-/floating-point DSP cores that operate at up to 750 MHz to support high-level signal Scalability between /DA2 and /DA3X SoCs for various ADAS applications processing and a 750 MHz Cortex-A15 core for control and general-purpose processing With 200 MHz of processing With the TDA3X SoC, car manufacturers can develop performance, the Cortex-M4 cores deliver efficient control sophisticated ADAS applications that meet or exceed NCAP and processing camera streams. Tl's IVA-HD core is an requirements, reduce collisions on the road and enable a imaging and video codec accelerator running at up to 532 more autonomous driving experience in entry- to mid-level MHz to facilitate full HD video encoding and decoding automobiles The TDA2x SoC has up to 2.5 MB of on-chip L3 RAM with TDA3x architecture single error correct and double error detect (SECDED) support he TDA3x SoC is based on a heterogeneous, scalable to minimize the impact of soft error rate(SER). Each of the architecture that includes TI's fixed- and floating-point dual DSP cores has 32 KB of both L1 data and programming TMS320C66x generation of DSP cores, a fully programmable memory as well as a unified 256 KB L2 cache. The ARM Vision Acceleration Pac(EVE)and dual ARM Cortex B-M4 cores have 32 KB of L1 data and programming memory cores along with an image signal processor(ISP). The TDA3X as well as a combined 2 MB L2 cache Soc also integrates a host of peripherals including displays CAN and multi-camera interfaces(both parallel and serial) The integrated peripherals are another key component for LVDS-based surround view systems of the TDA2X SoC. Three video input ports, each with two 16-bit supports, provide four to six camera inputs needed for surround-vision applications The integrated high High-Speed Interconnect performance Gigabit Ethernet with AVB enables systems Parallel Video Input Port using Ethernet for the surround view. TI's versatile display Imaging Sub System subsystem offers three video overlays and one graphic C66X DSP CSI2/HiSPI Interface overlay. Two high-end CAN controllers allow splay Subsyst System MailboκModu communications within the vehicle without the need 2× video,1×GFx, Spinlock Module x le x2 1× write-back pipeline for a host computer, reducing system cost and footprint 512 kB L3 RAM W/ ECC Safety Four SPls deliver fast booting times for instantaneous CRC5×RTI LPDDR2/DDR2/3 32b video display when the vehicle is started VECC M System Services TDA3X ADAS system-on-chip(SoC)Family EDMA-2TC & mers MMU PRCM Control Module Overview McASP JTAG Connectivity and I/O SDiO GPMc asPl TI's new TD A3x device family extends TI's System-on-Chi GPIO (Soc) offerings in the Advanced Driver Assistance System GMAC UART PWMSS DO (ADAS)space. TI announced the TDA2x device last year. IDA3X SoC block diagram 6 Advanced Driver Assistance Systems(ADAS) Guide 2015 Texas Instruments Camera-based systems TDA2X/3X ADAS SOCS The TDA3x Soc broad range of cores is aimed at supporting Enhanced design for functional safety to help and delivering the fastest and most efficient processing. It customers develop safer vehicles includes two, next-generation TMS320C66x fixed-/floating TI's TDA3x processor is being developed to meet the point dSP cores that operate at up to 500 MHz to support relevant requirements of the Iso 26262 functional safety high-level signal processing With 200 MHz of processing standard. The TDA3x Soc leverages a wide range of performance, the M4 cores deliver efficient control and diagnostics from TI's award-winning Hercules TM TMS570 processing camera stream safety MCU family to enhance the existing TDA2X platform Additionally, the TDA3x SoC has 512KB of on-chip L3 RAM safety concept. The combination of hardware, software, with single error correct and double error detect (SECDED) tools and support helps TDA3X processor customers support to minimize impact of soft error rate(SER). Each develop systems to meet challenging functional safety of the dsp cores has 32 KB of lid data and 32 KB L1P requirements and achieve system level functional safety programming memory as well as 288 KB of L2 memory ( L1 certification more efficientl and L2 memory can be configured as either flat memory Scalability with the TDA3x device family or cache). The TDA3x Soc offers a rich set of integrated The TDA3X SoC scalable architecture allows for significant peripherals reuse, Variations of tda3x are available for front camera Video input port providing 4x8-bit or 2x16-bit camera inputs surround view, rear view, radar and CMS(camera mirror TIs versatile display subsystem offering video and graphic replacement systems). As shown below, tront camera overlay application uses 1-2 camera inputs and both DSP and Two high-end CAN controllers allowing communications EVE to enable 3-5 algorithms Surround view systems within the vehicle without the need for a host computer. can use CSl-2 or parallel camera inputs with ISP and thus reducing system cost and footprint DSP processing for low to- mid-segment surround view QSPI delivers fast booting times for instantaneous video display when the vehicle is started Surround The TDA3x Soc introduces the automotive industry to the first Front Surround view Camera view csl parallel Rear view package-on package(POP)including DDR memory, enabling miniaturization of the ADAS camera or radar systems. Having DSP1 DSP2 the capability to mount memory on top of the TDA3x Soc EVE package reduces both the footprint and board complexit CSI input This adds processing capability without increasing the size of the module. Multiple memory vendors including Micron VOUT v(24b) v(8b) ISSI and Winbond will provide custom POP memory for the TDA3XSoC. Unlike anything else available on the automotive VIN1b market today the TDA3x 12 mm x12 mm POP solution can VINZa be leveraged to create the smallest ADAS system VIN2b ISP integration reducing system cost, complexity and size DA3X SoC processor and video input/output usage for different application By integrating an ISP that enables raw/Bayer sensors, the TDA3X processor delivers improved image quality without Tools and software for quickly getting started increasing the size, cost or complexity of the solution. Variants TIs ADAS-related Vision Software Design Kit (SDK) of the TDA3x Soc have full featured ISP including noise filters, enables customers to quickly and easily integrate the color filter array (CFA), video noise temporal filtering (VNTFZ Vision Acceleration Pac(EVE) and DSP algorithms and exposure and white balance controls, as well as optional then benchmark and partition them across multiple support for wide dynamic range(WDR) and lens distortion processing elements. The TI Vision SDK is a set of softwa correction(LDC). The ISP can support a range of combina- llo,.opment APls, framework, tools and documental re tions for mono, stereo and up to four camera inputs providing allowing the creation of vision and analytics applications an industry leading integrated solution for the TI TDA3X Soc hardware platform. In addition to the SDK TI also has a number of libraries available for vision kernels on Vision Acceleration Pac(EVE)and DSP. The SDK and libraries reduce development efforts and time to market nile enabling customers to innovate and differentiate on their solution Texas Instruments Advanced Driver Assistance Systems(ADAS) Guide 20157 Camera-based systems FPD-link/LMH6551Q-Q1 FPD-ink DS90UB913A/914A serializer/deserializer(SERDES) ● Low coSt Supports megapixel image sensors o Inexpensive coax cable No compression for best video quality o Low component count Smal camera module size o Fits on one PcB o No microcontroller needed Very low<15-μ s latency o Video, control and power over one cable/connector Supports power-over-coax data cable o ISP companion chip can be located away from Low power consumption camera in ECu o Less heat for better low-light performance 2 MH7 FS TPS2xXX TPS/LM Power LMXXXX tiny DC/Dc switch/protect DC/DC DS90UB913AQ DS90UB914AQ 00,H Sensor 4.7pH [11 1C0 nF Vision Soc Iramesync +ower PCLK-(under NDA) 50Ω Sync Differential, high-performance operational amplifier Key features 370 MHz to 3-dB bandwidth LMH6551Q-Q1 WOUT =0.5 Vpp) The LMH6551-Q1 is a high-performance voltage feedback differential amplifier. 50 MHz 0.1 dB bandwidth The LMH6551-Q1 has the high speed and low distortion necessary for driving 2400V/μ s slew rate high-performance ADCs as well as the current-handling capability to drive signals .18 ns settling time to o.05% over balanced transmission lines like cat 5 data cables The .-94/-96 dB HD2/HD3 at 5 MHz LMH6551-Q1 can handle a wide range of video and data formats LMH6551-Q1 is AEC-Q100 Grade 1 With external gain set resistors, the LMH6551-Q1 can be used at any desired qualified and is manufactured gain Gain flexibility coupled with high speed makes the LMH6551-Q1 suitable for on an automotive grade flow use as an IF amplifier in high-performance communications equipment Applications Fully differential video driving Video over twisted pair RIN G RT D CM ADC R R G RE Functional block diagram 8 Advanced Driver Assistance Systems(ADAS) Guide 2015 Texas Instruments Camera-based systems LP3907-Q1 Dual high-current step-down DC/DC and dual linear Key features regulator with IC-compatible interface Compatible with advanced application processors and FPGAs LP3907-Q1 TWo LDOs for powering internal The LP3907-Q1 is a multifunctional, programmable power-management unit, processor functions and I/Os optimized for low-power FPGAS, microprocessors and DSPs. This device High-speed serial interface for integrates two highly efficient 1 A600 mA step-down DC/DC converters with independent control of device functions dynamic voltage management(DVM), two 300 mA linear regulators and a 400 and s ett kHz 1C compatible interface to allow a host controller access to the internal Precision internal reference control registers of the LP3907-Q1. The LP3907-Q1 additionally features Thermal overload protection programmable power-on sequencing Current overload protection Package options include a tiny 4 mm x 4 mm x 0.8 mm WQFN 24-pin package 24-|ead4mm×4mm×0.8 mm WQFN and an even smaller 2.5 mm x 2.5 mm DSBGA 25-bump package or 25-bump 2.5 mm x 2.5 mm DSBGA package Software-programmable regulators External power-on reset function for Buck1 and buck Under-voltage lock out detector to monitor the input supply voltage ULVA Lsw122h1.2 LP3907-Q1 is an automotive-grade VBUCK1 product that is AECQ-100 Grade 1 AVDo- BUCK1 q ualified ENLDO1 Applications ENLDO2 Lsw122山h3.3v FPGA, DSP core power 区中D On-off Logi BUCH Application processors ENSW2 Peripheral l/O power V, LDO1 Thermal Shutdown LDO1 X LDO Code1 Re Bias DO2 LDO2 DY1 RDY2 VDO Logic Control SPCR Registers Power On Reset 凶区 GND SW1 GND SW2 GND G Functional block diagram Texas Instruments Advanced Driver Assistance Systems(ADAS) Guide 20159 Camera-based systems TPs62170-Q1 Ultra-small power supply for COAX-powered cameras Key features 0.5 A, step-down converter in 2 X 2 SoN package Smallest solution size: only 70 mm TPS62170-Q1 including all passives DCS-ControlTM topology: fast AC line The TPS62170-Q1 family includes easy-to-use synchronous step down DC/DC and load transient response converters optimized for automotive applications with high power density. A high Small inductor and low ESR switching frequency of typically 2.25 MHz allows the use of small inductors and capacitors provides fast transient response as well as high output voltage accuracy by 100% duty cycle utilization of the DCS-ControlTM topology With its operating input voltage 17 uA typ lg range of 3 V to 17V, these devices are ideally suited for coax-powered e Power good output camera systems ·2×25 ON package Applications 100 VIN=5 V Ultra-small ADAS camera modules (317)V TPss217122H18v0.5A powered over coax VIN SW ● infotainment 610 VN=12vⅥN=17v EN VOS ● Other automotive pol 10 HF 100k AGND PG TI designs VOUT=3. 3 V PGND FB TIDA-00262: ADAS camera with L=22山H APTINA sensor Cout=22 Hl PMP9758: generic CMOS sensor 00.1020.30.40.5 Output Current(A) power supply TI SerDes Coax Cable CMOS sensor DS90UB913 5 to 10V 1.2V TPs62170-Q1 1.8V TPs62170-Q1 3.3 TPs62170-Q1 10 Advanced Driver Assistance Systems(ADAS)Guide 2015 Texas Instruments 【实例截图】
【核心代码】

标签:

实例下载地址

TI ADAS 解决方案

不能下载?内容有错? 点击这里报错 + 投诉 + 提问

好例子网口号:伸出你的我的手 — 分享

网友评论

发表评论

(您的评论需要经过审核才能显示)

查看所有0条评论>>

小贴士

感谢您为本站写下的评论,您的评论对其它用户来说具有重要的参考价值,所以请认真填写。

  • 类似“顶”、“沙发”之类没有营养的文字,对勤劳贡献的楼主来说是令人沮丧的反馈信息。
  • 相信您也不想看到一排文字/表情墙,所以请不要反馈意义不大的重复字符,也请尽量不要纯表情的回复。
  • 提问之前请再仔细看一遍楼主的说明,或许是您遗漏了。
  • 请勿到处挖坑绊人、招贴广告。既占空间让人厌烦,又没人会搭理,于人于己都无利。

关于好例子网

本站旨在为广大IT学习爱好者提供一个非营利性互相学习交流分享平台。本站所有资源都可以被免费获取学习研究。本站资源来自网友分享,对搜索内容的合法性不具有预见性、识别性、控制性,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,平台无法对用户传输的作品、信息、内容的权属或合法性、安全性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论平台是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二与二十三条之规定,若资源存在侵权或相关问题请联系本站客服人员,点此联系我们。关于更多版权及免责申明参见 版权及免责申明

;
报警