实例介绍
【实例简介】
珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册
Actions 炬力集成 or implied except as may be expressly stated therein http://www.actions-semi.com Copyright C Actions Semiconductor Co, Ltd 2012 All rights reserved. Actions 炬力集成 Features.…………… 1. 2 Block Diagram 12 2.1 Features 2.2 Function Description 2.2.1 Processor overview 13 2.2.2 Memory Management UniL(MMU) 14 2.3 Default Memory Mapping 17 Feature 。·:非··,主 18 3.2 Function Description l 8 3.3 Module description 18 3.3.1 DC-DC Converter 18 3.3.2 Linear regulators 3.3.3 Li-Ion Cell Charger 21 3.3.4 Rcfcrcncc Voltage 3.3.5 A/D ConⅤ erters 3.3.6 Standby Software Control Flow PMU Register List 3.5 PMU Register description 24 3.5.1 VOUT CTI 24 VDD DCDC CTL 3.5.3 CHG CTL 26 3.54 CHG DET 3.5.5 PMUADC CTL …28 BATADC DATA 3.5.7 LRADCI DATA…… 30 3.5.8 MULTI USED 3.5.9 SYSTEM CTL RTCVDD 3.5.10 PRESS DISPLAY 33 4.1 RMU 34 4.1.1 Features 34 4.1.2 Function Description 34 4. 1. 3 RMU Digital Part Register List .34 Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 4.1.4 Register Description………… 2 35 4.2.1 上 atures. 4. 2. 2 Function Description... 4.2.3 Register List 4.2. 4 Register Description. .............,....................................36 RTO 4.3.1 Features 4.3 Function Description 38 4.3.3 Operation manual ·“ .39 4.3.4 Register list 4.3.5 Register De 4.4 INTC 47 4.4.1 Features .····:···········:·· .47 4.4.2 Register List 4.4.3 Register Description.... Features 5.2 Memory and Peripheral Access Description.. .51 5.2.1 Access memory 5.2.2 Access Peripheral FIFO........ 52 5.2.3 MAO/1/2/3 state machine 5.2.4 DMAO/1/2/3 Register List 5.2.5 DMAO/1/2/3 Register Description 5 6.1 USB 6.2 SPI 6.2.1 Features 6.2.2 Module Description... Operation manual 74 6.2. 4 Registers List... 6.2.5 Registers Description 76 6.3 2-WIRE 84 6.3.1 Features p丰可 84 6.3.2 Module description 6.3.3 Operation Manual 85 6.3.4 Registers List 3.5 Registers Description 64 uart &Ir 6.4.1 6.4.2 UART Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 IRC 92 6.4. 4 Rcgistcr List 6.4.5 Register Description………..………… “垂 …95 LCD Controller l08 7.1.1 Features 7. 1.2 Opcration Manual 7.1.3 Register List.…….….….….….….… 110 7. 1.4 Register description 7.2 Segment Screen LCD 114 7.2.1F 114 7.2.2 Function Description 114 1“面 7.2.3 Module description 119 7. 2. 4 Operation Manual 120 7.2.5 Register List 121 7.2.6 Register Description..... 8.1 Features ,, 8.2 Function Description..... 128 8.2.1 Multifunction vicw 8 8.2.2PWM 129 8.2.3 Operation manual ““( 130 8.2.4 Register List... 8.2.5 Register Description 132 9.1 Absolute Maximum Ratings…… 149 9.2 DC Characteristics adadebiid .149 Recommended Power Supply 150 9.4 Initialization Parameter .150 USB DC Electrical Characteristics 150 9.6 SPI Interface Electrical Parameter 9.7 2-WIRE Interface Electrical Parameter 153 98 UART Timing Fault-tolerant Parameter IR Timing fault-tolerant parameter ∴155 9. 10 SD Card Interface ac Parameter 156 9. 11 Headphone Driver Characteristics Table 159 9.12 GPIO Interface Parameter 9.13 LCM Driver parameter 9. 14 External System Bus Parameter 10.1 Pin arrangement 165 Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 10.2 ATJ2127 Pin definition …165 crony and abbreviations Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 Date Revision Description 2012-0705 1.0 Original Release Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 PCM,IMA-ADPCM Decoder. Supported data chunk Size: 0x100, 0X200, 0X300, 0x400, 0x800 7or 5 bands equalizer with user-defined 64-step-gain from -12 to 12 dB Fast Forward and Fast Reverse Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 Digital global gain control o Audio enhancement solutionS-EQ, VPS and karaoke o multiple NANd interfaces: asynchronous; NV-DDR, NV-DDR2(ONFI 3.0); toggle nand 2.0 USB 2.0 device and host controllers with HOST support o A variety of serial controllers supporting 12S, 2-WIRE, SPL, UART Support remote Control with the internal IRC for decoding Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved 【实例截图】
【核心代码】
珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册，珠海炬力录音芯片手册
Actions 炬力集成 or implied except as may be expressly stated therein http://www.actions-semi.com Copyright C Actions Semiconductor Co, Ltd 2012 All rights reserved. Actions 炬力集成 Features.…………… 1. 2 Block Diagram 12 2.1 Features 2.2 Function Description 2.2.1 Processor overview 13 2.2.2 Memory Management UniL(MMU) 14 2.3 Default Memory Mapping 17 Feature 。·:非··,主 18 3.2 Function Description l 8 3.3 Module description 18 3.3.1 DC-DC Converter 18 3.3.2 Linear regulators 3.3.3 Li-Ion Cell Charger 21 3.3.4 Rcfcrcncc Voltage 3.3.5 A/D ConⅤ erters 3.3.6 Standby Software Control Flow PMU Register List 3.5 PMU Register description 24 3.5.1 VOUT CTI 24 VDD DCDC CTL 3.5.3 CHG CTL 26 3.54 CHG DET 3.5.5 PMUADC CTL …28 BATADC DATA 3.5.7 LRADCI DATA…… 30 3.5.8 MULTI USED 3.5.9 SYSTEM CTL RTCVDD 3.5.10 PRESS DISPLAY 33 4.1 RMU 34 4.1.1 Features 34 4.1.2 Function Description 34 4. 1. 3 RMU Digital Part Register List .34 Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 4.1.4 Register Description………… 2 35 4.2.1 上 atures. 4. 2. 2 Function Description... 4.2.3 Register List 4.2. 4 Register Description. .............,....................................36 RTO 4.3.1 Features 4.3 Function Description 38 4.3.3 Operation manual ·“ .39 4.3.4 Register list 4.3.5 Register De 4.4 INTC 47 4.4.1 Features .····:···········:·· .47 4.4.2 Register List 4.4.3 Register Description.... Features 5.2 Memory and Peripheral Access Description.. .51 5.2.1 Access memory 5.2.2 Access Peripheral FIFO........ 52 5.2.3 MAO/1/2/3 state machine 5.2.4 DMAO/1/2/3 Register List 5.2.5 DMAO/1/2/3 Register Description 5 6.1 USB 6.2 SPI 6.2.1 Features 6.2.2 Module Description... Operation manual 74 6.2. 4 Registers List... 6.2.5 Registers Description 76 6.3 2-WIRE 84 6.3.1 Features p丰可 84 6.3.2 Module description 6.3.3 Operation Manual 85 6.3.4 Registers List 3.5 Registers Description 64 uart &Ir 6.4.1 6.4.2 UART Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 IRC 92 6.4. 4 Rcgistcr List 6.4.5 Register Description………..………… “垂 …95 LCD Controller l08 7.1.1 Features 7. 1.2 Opcration Manual 7.1.3 Register List.…….….….….….….… 110 7. 1.4 Register description 7.2 Segment Screen LCD 114 7.2.1F 114 7.2.2 Function Description 114 1“面 7.2.3 Module description 119 7. 2. 4 Operation Manual 120 7.2.5 Register List 121 7.2.6 Register Description..... 8.1 Features ,, 8.2 Function Description..... 128 8.2.1 Multifunction vicw 8 8.2.2PWM 129 8.2.3 Operation manual ““( 130 8.2.4 Register List... 8.2.5 Register Description 132 9.1 Absolute Maximum Ratings…… 149 9.2 DC Characteristics adadebiid .149 Recommended Power Supply 150 9.4 Initialization Parameter .150 USB DC Electrical Characteristics 150 9.6 SPI Interface Electrical Parameter 9.7 2-WIRE Interface Electrical Parameter 153 98 UART Timing Fault-tolerant Parameter IR Timing fault-tolerant parameter ∴155 9. 10 SD Card Interface ac Parameter 156 9. 11 Headphone Driver Characteristics Table 159 9.12 GPIO Interface Parameter 9.13 LCM Driver parameter 9. 14 External System Bus Parameter 10.1 Pin arrangement 165 Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 10.2 ATJ2127 Pin definition …165 crony and abbreviations Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 Date Revision Description 2012-0705 1.0 Original Release Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 PCM,IMA-ADPCM Decoder. Supported data chunk Size: 0x100, 0X200, 0X300, 0x400, 0x800 7or 5 bands equalizer with user-defined 64-step-gain from -12 to 12 dB Fast Forward and Fast Reverse Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved Actions 炬力集成 Digital global gain control o Audio enhancement solutionS-EQ, VPS and karaoke o multiple NANd interfaces: asynchronous; NV-DDR, NV-DDR2(ONFI 3.0); toggle nand 2.0 USB 2.0 device and host controllers with HOST support o A variety of serial controllers supporting 12S, 2-WIRE, SPL, UART Support remote Control with the internal IRC for decoding Copyright C Actions Semiconductor Co., Ltd 2012 All rights reserved 【实例截图】
【核心代码】
标签：
好例子网口号：伸出你的我的手 — 分享！
小贴士
感谢您为本站写下的评论，您的评论对其它用户来说具有重要的参考价值，所以请认真填写。
- 类似“顶”、“沙发”之类没有营养的文字，对勤劳贡献的楼主来说是令人沮丧的反馈信息。
- 相信您也不想看到一排文字/表情墙，所以请不要反馈意义不大的重复字符，也请尽量不要纯表情的回复。
- 提问之前请再仔细看一遍楼主的说明，或许是您遗漏了。
- 请勿到处挖坑绊人、招贴广告。既占空间让人厌烦，又没人会搭理，于人于己都无利。
关于好例子网
本站旨在为广大IT学习爱好者提供一个非营利性互相学习交流分享平台。本站所有资源都可以被免费获取学习研究。本站资源来自网友分享，对搜索内容的合法性不具有预见性、识别性、控制性，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，平台无法对用户传输的作品、信息、内容的权属或合法性、安全性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论平台是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二与二十三条之规定，若资源存在侵权或相关问题请联系本站客服人员，点此联系我们。关于更多版权及免责申明参见 版权及免责申明
网友评论
我要评论