实例介绍
Generic FIFOs
=============
Status
------
All FIFOs that are release are done. They have been simulated
and most of them have been used in one way or another in one
of my projects. Some have been verified in real hardware.
There probably will be several more flavors of FIFOs released
in the future.
Test Bench
----------
I have included a very basic test bench. It should be viewed
as a starting point to write a more comprehensive and complete
test bench.
Documentation
-------------
There is nothing beyond this README file and the headers in
each of the modules. I hope that information will be sufficient.
This first release has 3 different FIFOs:
- generic_fifo_sc_a.v
- generic_fifo_sc_b.v
- generic_fifo_dc.v
The first two (generic_fifo_sc_a.v and generic_fifo_sc_b.v)
are essentially equivalent functionality wise. Some internal
are different implemented between the two. Both are single
clock FIFOs (sc), with same input port and output port widths.
The third FIFO, is a dual clock fifo. Read and Write ports have
independent clocks. Otherwise it is similar in functionality
to the single clock FIFOs.
FIFO depth and width are parameterized.
Again, check the headers of each of the FIFOs for more information.
Misc
----
The Generic FIFOs Project Page is:
http://www.opencores.org/cores/generic_fifos/
To find out more about me (Rudolf Usselmann), please visit:
http://www.asics.ws
Directory Structure
-------------------
[core_root]
|
-doc Documentation
|
-bench-- Test Bench
| -verilog Verilog Sources
| -vhdl VHDL Sources
|
-rtl---- Core RTL Sources
| -verilog Verilog Sources
| -vhdl VHDL Sources
|
-sim----
| -rtl_sim--- Functional verification Directory
| | -bin Makefiles/Run Scripts
| | -run Working Directory
| |
| -gate_sim-- Functional & Timing Gate Level
| | Verification Directory
| -bin Makefiles/Run Scripts
| -run Working Directory
|
-lint-- Lint Directory Tree
| -bin Makefiles/Run Scripts
| -run Working Directory
| -log Linter log & result files
|
-syn--- Synthesis Directory Tree
| -bin Synthesis Scripts
| -run Working Directory
| -log Synthesis log files
| -out Synthesis Output
好例子网口号:伸出你的我的手 — 分享!
小贴士
感谢您为本站写下的评论,您的评论对其它用户来说具有重要的参考价值,所以请认真填写。
- 类似“顶”、“沙发”之类没有营养的文字,对勤劳贡献的楼主来说是令人沮丧的反馈信息。
- 相信您也不想看到一排文字/表情墙,所以请不要反馈意义不大的重复字符,也请尽量不要纯表情的回复。
- 提问之前请再仔细看一遍楼主的说明,或许是您遗漏了。
- 请勿到处挖坑绊人、招贴广告。既占空间让人厌烦,又没人会搭理,于人于己都无利。
关于好例子网
本站旨在为广大IT学习爱好者提供一个非营利性互相学习交流分享平台。本站所有资源都可以被免费获取学习研究。本站资源来自网友分享,对搜索内容的合法性不具有预见性、识别性、控制性,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,平台无法对用户传输的作品、信息、内容的权属或合法性、安全性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论平台是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二与二十三条之规定,若资源存在侵权或相关问题请联系本站客服人员,点此联系我们。关于更多版权及免责申明参见 版权及免责申明
网友评论
我要评论